

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): William N. Joy et al.

Title: SWITCHING METHOD IN A MULTI-THREADED PROCESSOR

Application No.: 10/779,944

Filed: February 17, 2004

Examiner: Eddie P. Chan

Group Art Unit: 2183

Atty. Docket No.: 004-3878-2

July 16, 2004

Mail Stop Amendment
COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT
37 C.F.R. § 1.97(b)

Dear Sir:

Pursuant to 37 C.F.R. § 1.56, § 1.97 and § 1.98, the undersigned brings the patents, publications, applications or other information identified in the attached:

- ☒ Form(s) PTO-1449 (2 pages), including copy(ies) of n/a reference(s).
☐ Other: n/a

to the Examiner's attention in the above-identified application. Citation of such information shall not be construed as:

1. an admission that the information necessarily is, or corresponds to, prior art with respect to the instant invention;
2. a representation that a search has been made, other than as described below; or
3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

Pursuant to 1276 OG 55 (August 5, 2003), Information Disclosure Statements may be filed without copies of U.S. Patents and Published Applications in Patent Applications filed after June 30, 2003.

For each item of information listed that is not in the English language, the undersigned has provided a concise explanation of the relevance through (i) an English language abstract, (ii) an English language equivalent application, or (iii) if cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action that indicates the degree of relevance found by the foreign office.

ida.doc

- 1 -

Application No.: 10/779,944

Best Available Copy

PATENT


PREVIOUSLY SUBMITTED OR CITED REFERENCES

Certain references listed on the attached Form(s) PTO-1449 were previously submitted or cited in parent Application No. 10/074,419, filed February 12, 2002. In accordance with C.F.R. §1.98(d), copies of those references are not supplied herewith.


FEE AUTHORIZATION

- ☐ This Information Disclosure Statement is filed within three months of the filing date of a national application other than a continued prosecution application under § 1.53(d) or within three months of entry of the national stage as set forth in § 1.491 in an international application. Therefore, no fee is required.
- ☒ The undersigned believes that this Information Disclosure Statement is being filed before the mailing date of a first Office action on the merits or before the mailing date of a first Office action after the filing of a request for continued examination under § 1.114. Therefore, no fee is believed required.

If however, this Information Disclosure Statement is filed after the period specified in § 1.97(b), the undersigned hereby authorizes the Commissioner to charge the fee set forth in § 1.17(p) to Deposit Account No. 50-0631.

<u>CERTIFICATE OF MAILING OR TRANSMISSION</u>	
I hereby certify that, on the date shown below, this correspondence is being	
<input type="checkbox"/>	deposited with the US Postal Service with sufficient postage as first class mail, in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.
<input checked="" type="checkbox"/>	facsimile transmitted to the US Patent and Trademark Office.
 David W. O'Brien	16-July-04 Date

Respectfully submitted,


David W. O'Brien, Reg. No. 40,107
Attorney for Applicant(s)
(512) 338-6314
(512) 338-6301 (fax)

EXPRESS MAIL LABEL: _____

Best Available Copy

U.S. Department of Commerce, Patent and Trademark Office				Attorney Docket No.: 004-3878-2		
				Application No.: 10/779,944		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s): Joy et al.		
(Use several sheets if necessary)				Filing Date: February 17, 2004		
				Group Art Unit: 2183		
				Date Submitted: July 16, 2004		
U.S. Patent Documents						
*Examiner Initial		Document Number	Date	Name		
	1	3,728,692	4/1973	Fennel, Jr.		
	2	5,361,337	11/1994	Okin		
	3	5,452,452	9/1995	Gaetner et al.		
	4	5,513,130	4/1996	Redmond		
	5	5,579,498	11/1996	Ooi		
	6	5,584,023	12/1996	Hsu		
	7	5,692,193	11/1997	Jagannathan et al.		
	8	5,721,868	2/1998	Yung et al.		
	9	5,742,806	4/1998	Reiner et al.		
	10	5,752,027	5/1998	Familiar		
	11	5,761,285	6/1998	Stent		
	12	5,778,247	7/1998	Tremblay		
	13	5,809,415	9/1998	Rossman		
	14	5,861,761	1/1999	Kean		
	15	5,872,985	2/1999	Kimura		
	16	6,298,431	10/20001	Gottlieb		
	17	6,535,905	3/2003	Kalafatis et al.		
	18	6,694,347	2/2004	Joy et al.		
Foreign Patent Documents						
					Translation	
		Document	Date	Country	Yes	No
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)						
Examiner		Date Considered				
<p>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.</p>						

Best Available Copy

Sheet 2 of 2

U.S. Department of Commerce, Patent and Trademark Office		Attorney Docket No.: 004-3878-2
		Application No.: 10/779,944
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Applicant(s): Joy et al.
(Use several sheets if necessary)		Filing Date: February 17, 2004
		Group Art Unit: 2183
		Date Submitted: July 16, 2004
NON PATENT LITERATURE DOCUMENTS		
*Examiner Initial	Cite No.	(Including name of author in capital letters, title of article, title of item, date, pertinent pages, volume-issue number(s), publisher, city and/or country where published.)
	19	Berekovic, M. et al., "An Algorithm-Hardware System Approach to VLIW Multimedia Processors", Journal of VLSI Signal Processing Systems for Signal, Language, Image and Video Technology, Vol. 20, No. 1, pages 163-179, October 1998.
	20	Byrd, G. T. et al., "Multithreaded Processor Architectures", IEEE Spectrum, Vol. 32, No. 8, pages 38-46, August 1995.
	21	Fillo, M. et al., "The M-Machine Multicomputer", IEEE Computer Society Press, Vol. SYMP 28, pages 146-156, November 1995.
	22	Gulati, M. et al., "Performance Study of a Multithreaded Superscalar Microprocessor", Proceedings of the International Symposium on High-Performance Computer Architecture, 1996.
	23	Klass, F. et al., "A New Family of Semidynamic and Dynamic Flip-Flops with Embedded Logic for High-Performance Processors", IEEE Journal of Solid-State Circuits, Vol. 34, No. 5, pages 712-716, May 1999.
	24	Tullsen, D.M. et al., "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreaded Processor", Computer Architecture News, Vol. 24, No. 2, pages 191-202, May 1996.
	25	Tremblay et al., "A Three Dimensional Register File for Superscalar Processors", Proceedings of the 28 th International Conference on Systems Sciences, pages 181-201, January 1995.
	26	Gruenewald et al., "Towards Extremely Fast Context Switching in a Block-Multithreaded Processor", IEEE, Proceedings of the 22 nd Euromicro Conference Beyond 2000: Hardware and Software Design Strategies, pages 592-299, 1996.
	27	Hirata et al., "An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ACM and IEEE, Proceedings of the 19 th International Symposium on Computer Architecture, pages 136-145, May 1992.
	28	Kavi et al., "A Decoupled Scheduled Dataflow Multithreaded Architecture", IEEE International Symposium on Parallel Architectures, 1999.
Examiner		Date Considered
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.		

Best Available Copy